Proof logging for some interesting constraint propagation algorithms

University of Glasgow

Matthew McIlree

WHOOPS, Copenhagen, 23rd May 2024





00000000000

Assuming you are happy with...:-)

Proof logging being a useful thing

- Proof logging being a useful thing
- VeriPB proof rules

00000000000

- Proof logging being a useful thing
- VeriPB proof rules
- Reifying PB constraints

00000000000

- Proof logging being a useful thing
- VeriPB proof rules
- Reifying PB constraints
- Basic Ideas of Constraint Programming (Search, Propagation)

00000000000

- Proof logging being a useful thing
- VeriPB proof rules
- Reifying PB constraints
- Basic Ideas of Constraint Programming (Search, Propagation)
- Encoding CP Variables for proofs (Binary and Direct Encoding)

- Proof logging being a useful thing
- VeriPB proof rules
- Reifying PB constraints
- Basic Ideas of Constraint Programming (Search, Propagation)
- Encoding CP Variables for proofs (Binary and Direct Encoding)
- The general idea for CP proof logging (RUP on backtrack, propagators log justifications)

Introduction 000

> vec_eq_tuple visible weighted_partial_alldiff xor zero_or_not_zero zero_or_not_zero_vectors


00000000000

Smart Table

\mathbf{X}	\mathbf{Y}	\mathbf{z}
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$


Smart Table


\mathbf{X}	\mathbf{Y}	${f z}$
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$



Circuit Constraints 00000000000

\mathbf{X}	\mathbf{Y}	${f z}$
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$





Circuit


Introduction

00000000000

Smart Table PB Encoding

\mathbf{X}	\mathbf{Y}	\mathbf{Z}
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$


\mathbf{X}	\mathbf{Y}	${f z}$
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$



Introduction

\mathbf{X}	\mathbf{Y}	\mathbf{Z}
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$



Introduction

\mathbf{X}	\mathbf{Y}	\mathbf{Z}
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$


Introduction

\mathbf{X}	\mathbf{Y}	\mathbf{Z}
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$

$$8 \cdot \overline{e_{X < Y}} + -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$


Introduction



$$X, Y, Z \in \{1, 2, 3\}$$

$$8 \cdot \overline{e_{X < Y}} + -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$


$$8 \cdot e_{X < Y} + x_{b0} + 2x_{b1} + 4x_{b2} - y_{b0} - 2y_{b1} - 4y_{b2} \ge 0$$



$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

Introduction



$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

 $e_{Y \in \{1,2\}} \iff \dots$

Circuit Constraints

\mathbf{X}	\mathbf{Y}	Z
< Y	$\in \{1,2\}$	= 3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

$$e_{Y \in \{1,2\}} \iff \dots$$

Circuit Constraints

X	Y	Z
< Y	$\in \{1,2\}$	= 3
= 1	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

Circuit Constraints


$$e_{Y \in \{1,2\}} \iff \dots$$

$$e_{Z=3} \iff \dots$$

$$e_{X\neq 1} \iff \dots$$

$$e_{Y=X} \iff \dots$$

$$e_{Z < Y} \iff \dots$$



$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

Circuit Constraints

$$e_{Y \in \{1,2\}} \iff \dots$$


$$e_{Z=3} \iff \dots$$

$$e_{X\neq 1} \iff \dots$$

$$e_{Y=X} \iff \dots$$

$$e_{Z < Y} \iff \dots$$

$$s_1 \iff e_{X < Y} + e_{Y \in \{1,2\}} + e_{Z=3} \ge 3$$



$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

$$e_{Y \in \{1,2\}} \iff \dots$$

$$e_{Z=3} \iff \dots$$

$$e_{X\neq 1} \iff \dots$$

$$e_{Y=X} \iff \dots$$

$$e_{Z < Y} \iff \dots$$

$$s_1 \iff e_{X < Y} + e_{Y \in \{1,2\}} + e_{Z=3} \ge 3$$

$$s_2 \iff e_{X\neq 1} + e_{Y=X} + e_{Z < Y} \ge 3$$

\mathbf{X}	\mathbf{Y}	Z
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$

$$e_{X < Y} \iff -x_{b0} - 2x_{b1} - 4x_{b2} + y_{b0} + 2y_{b1} + 4y_{b2} \ge 1$$

 $e_{Y \in \{1,2\}} \iff \dots$

$$e_{Z=3} \iff \dots$$

$$e_{X\neq 1} \iff \dots$$

$$e_{Y=X} \iff \dots$$

$$e_{Z \leq Y} \iff \dots$$

$$s_1 \iff e_{X < Y} + e_{Y \in \{1,2\}} + e_{Z=3} \ge 3$$

$$s_2 \iff e_{X\neq 1} + e_{Y=X} + e_{Z\leq Y} \ge 3$$

$$s_1 + s_2 \ge 1$$

Introduction

\mathbf{X}	\mathbf{Y}	Z
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$

$$X, Y, Z \in \{1, 2, 3\}$$


. .

Circuit Constraints


$$s_1 \iff e_{X < Y} + e_{Y \in \{1,2\}} + e_{Z=3} \ge 3$$


 $s_2 \iff e_{X \ne 1} + e_{Y=X} + e_{Z \le Y} \ge 3$
 $s_1 + s_2 \ge 1$


\mathbf{X}	\mathbf{Y}	\mathbf{Z}
< Y	$\in \{1,2\}$	=3
$\neq 1$	=X	$\leq Y$





Circuit Constraints


















Introduction










Circuit Constraints










Introduction










Circuit Constraints










Circuit Constraints










Circuit Constraints









Circuit Constraints







Circuit Constraints

Proofs Under Implications

Theorem:

Theorem:

Let F be a formula, ρ be a partial assignment and suppose that from $F \upharpoonright_{\rho}$ we can derive a constraint D using a cutting planes and RUP derivation of length L. Then we can construct a derivation of length $O(n \cdot L)$ from F of the constraint

Circuit Constraints

$$\bigwedge_{\ell \in \rho} \ell \implies D$$

Theorem:

Introduction

Theorem:

$$3x + 2y + z \ge 1$$
$$2y \ge 3$$
$$3x + 4y + z \ge 4$$

Theorem:

$$\ell \implies 3x + 2y + z \ge 1$$


$$\ell \implies 2y \ge 3$$

Circuit Constraints

$$\ell \implies 3x + 4y + z \ge 4$$

$$(Q, \Sigma, \delta, q_0, F)$$

$$q_0 \qquad q_1 \qquad q_2 \qquad q_3 \qquad q_3 \qquad q_3$$



Introduction

$$(Q, \Sigma, \delta, q_0, F)$$

$$q_0 \qquad q_1 \qquad q_2 \qquad q_3 \qquad q_3 \qquad q_3$$

 $s_i :=$ The state after processing i variables

Introduction

 $s_{0=0} \ge 1$

Regular PB Encoding

$$(Q, \Sigma, \delta, q_0, F)$$

$$q_0$$

$$q_1$$


$$q_2$$

$$q_3$$

$$q_3$$

 $s_i :=$ The state after processing i variables

Introduction




 $s_i :=$ The state after processing i variables

$$s_{0=0} \ge 1$$

$$s_{5=3} + s_{5=4} \ge 1$$

Introduction




 $s_i :=$ The state after processing i variables

$$s_{0=0} \ge 1$$

$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

Introduction



 $s_i :=$ The state after processing i variables


$$s_{0=0} \ge 1$$


$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$


Introduction





Introduction

- q_0
- q_1
- q_2
- q_3
- q_4



 q_{00}

 q_{10}

 q_{20}

 q_{30}

 q_{40}

 q_{50}

 q_{01}

 q_{11}

 q_{21}

 q_{31}

 q_{41}

 q_{51}

 q_{02}

 q_{12}

 q_{22}

 q_{32}

 q_{42}

 q_{52}

 q_{03}

 q_{13}

 q_{23}

 q_{33}

 q_{43}

 q_{53}

 q_{04}

 q_{14}

 q_{24}

 q_{34}

 q_{44}

 q_{54}


 $s_i :=$ The state after processing i variables

$$s_{0=0} \ge 1$$

$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$




 $s_i :=$ The state after processing i variables

$$s_{0=0} \ge 1$$

$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$




$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$

Introduction




$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:


$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$

Introduction




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$

Introduction



 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

Introduction




$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$

Introduction




$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$


Introduction



$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:


$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$



 $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

 $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$

Introduction




If $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

If $x_{i=j} \land s_{i=q} \implies s_{i+1=\delta(q,j)}$

 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$

Introduction



 $s_i :=$ The state after processing i variables


$$s_{0=0} \ge 1$$

$$s_{5=3} + s_{5=4} \ge 1$$

For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:

$$x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$$

Introduction




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$

Introduction

 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$:


 $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$

Introduction




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$


Introduction




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$ RUP $\bar{s}_{2=1} \vee \bar{x}_{2=1}$



 $s_i :=$ The state after processing i variables $s_{0=0} \geq 1$ $s_{5=3} + s_{5=4} \geq 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$ RUP $\bar{s}_{2=1} \lor \bar{x}_{2=1}$




 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$ RUP $\bar{s}_{2=1} \lor \bar{x}_{2=1}$ $RUP \quad s_{3=0} \implies \bar{s}_{4=2}$ $RUP \quad s_{3=1} \implies \bar{s}_{4=2}$ RUP $s_{3=2} \implies \bar{s}_{4=2}$ RUP $s_{3=3} \implies \bar{s}_{4=2}$ RUP $s_{3=4} \implies \bar{s}_{4=2}$

Introduction



 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$ RUP $\bar{s}_{2=1} \lor \bar{x}_{2=1}$ $\mathsf{RUP} \quad s_{3=0} \implies \bar{s}_{4=2}$ $\mathsf{RUP} \quad s_{3=1} \implies \bar{s}_{4=2}$ RUP $s_{3=2} \implies \bar{s}_{4=2}$ RUP $s_{3=3} \Longrightarrow \bar{s}_{4=2}$ RUP $s_{3=4} \implies \bar{s}_{4=2}$ RUP $\bar{s}_{4=2} \lor s_{5=3}$



 $s_i :=$ The state after processing i variables $s_{0=0} \ge 1$ $s_{5=3} + s_{5=4} \ge 1$ For each $X_i, j \in \text{dom}(X_i)$, and $q \in Q$: $x_{i=j} \wedge s_{i=q} \implies s_{i+1=\delta(q,j)}$ RUP $\bar{s}_{2=1} \lor \bar{x}_{2=1}$ RUP $s_{3=0} \implies \bar{s}_{4=2}$ RUP $s_{3=1} \implies \bar{s}_{4=2}$ RUP $s_{3=2} \implies \bar{s}_{4=2}$ RUP $s_{3=3} \implies \bar{s}_{4=2}$ RUP $s_{3=4} \implies \bar{s}_{4=2}$ RUP $\bar{s}_{4=2} \lor s_{5=3}$

The Circuit constraint

$$X_0, \dots, X_{n-1}$$

Circuit Constraints

$$\{0, \dots, n-1\}$$

The Circuit constraint

$$Circuit(X_0,\ldots,X_{n-1})$$

Circuit Constraints

$$\{0, \dots, n-1\}$$

$$Circuit(X_0, X_1, X_2, X_3, X_4, X_5)$$

Circuit Constraints

$$\{0, \dots, n-1\}$$

$$Circuit(X_0, X_1, X_2, X_3, X_4, X_5)$$

Circuit Constraints

$$\{0, 1, 2, 3, 4, 5\}$$

 X_0

 X_2

 X_3

 X_5

Introduction

$$X_0$$

$$X_1$$

$$X_2 = 5$$

$$X_3$$

$$X_4$$

$$X_5$$





$$\bigcirc$$

$$\overline{4}$$

Introduction

$$X_0$$


$$X_1$$

$$X_2 = 5$$

$$X_3$$

$$X_4$$

$$X_5$$



Introduction

$$X_0 = 4$$


$$X_1 = 3$$

$$X_2 = 5$$

$$X_3 = 0$$

$$X_4 = 2$$

$$X_5 = 1$$



Circuit Constraints

Introduction

000

 X_3

 X_5

Introduction

000

 X_2

 X_3

 X_5

Introduction

000

2

 \bigcirc

AllDiff
$$(X_0, X_1, X_2, X_3, X_4, X_5)$$

 \bigcirc

0


 $\bigcirc 4$

 $\bigcirc 5$



Circuit Constraints 0000000000


$$\mathsf{AllDiff}(X_0, X_1, X_2, X_3, X_4, X_5)$$






Circuit Constraints 0000000000


AllDiff
$$(X_0, X_1, X_2, X_3, X_4, X_5)$$





Circuit Constraints 0000000000

AllDiff
$$(X_0, X_1, X_2, X_3, X_4, X_5)$$




AllDiff $(X_0, X_1, X_2, X_3, X_4, X_5)$

NoCycle $(X_0, X_1, X_2, X_3, X_4, X_5)$




Circuit Constraints



AllDiff $(X_0, X_1, X_2, X_3, X_4, X_5)$

NoCycle $(X_0, X_1, X_2, X_3, X_4, X_5)$



Circuit Constraints

 X_2

 X_3

 X_5

Introduction

 X_2

 X_3

 X_5

Circuit Constraints

$$X_0 \in \{0, 1, 2, 5\}$$

$$X_1 \in \{2, 3\}$$

$$X_2 \in \{0, 2, 5\}$$

$$X_3 \in \{2, 4, 5\}$$

$$X_4 \in \{1\}$$

$$X_5 \in \{0, 3, 4, 5\}$$









Introduction

$$X_0 \in \{0, 1, 2, 5\}$$
 $X_1 \in \{2, 3\}$
 $X_2 \in \{0, 2, 5\}$
 $X_3 \in \{2, 4, 5\}$
 $X_4 \in \{1\}$
 $X_5 \in \{0, 3, 4, 5\}$




Circuit Constraints

$$X_0 \in \{0, 1, 2, 5\}$$
 $X_1 \in \{2, 3\}$
 $X_2 \in \{0, 2, 5\}$
 $X_3 \in \{2, 4, 5\}$
 $X_4 \in \{1\}$
 $X_5 \in \{0, 3, 4, 5\}$





Circuit Constraints

$$X_0 \in \{5\}$$
 $X_1 \in \{2, 3\}$
 $X_2 \in \{0\}$
 $X_3 \in \{2, 5\}$
 $X_4 \in \{1\}$
 $X_5 \in \{3, 4\}$



Circuit Constraints





Circuit Constraints

(Partial) Consistency for Circuit





Figure 1: Propagation of the nocycle constraint

- If $x = end_1$ and $length_1 + length_b < n-2$ we infer $Next(b) \neq start_1$.
- If $y=start_1$ and $length_1+length_a < n-2$ we infer $Next(end_1) \neq a$
- Otherwise, we infer $Next(b) \neq a$.

Caseau, Y. and Laburthe, F., 1997, July. Solving Small TSPs with Constraints. In ICLP (Vol. 97, p. 104).




Circuit Constraints


00000000000

Fig. 5 a The SCC exploration graph for circuit starting from root. At least one (thick) edge from A to the root, from D to C, C to B, and B to A must exist (rule 1). Backwards (dotted) edges to the root from B, C or D cannot be used (rule 1). The (thin-dashed) edges from C to A and D to B cannot be used (rule 2). The (thick-dashed) edges leading from root to A, B and C cannot be used (rule 3). **b** Illustration of *prune-within* (rule 4). The edge from x to a cannot be used otherwise we cannot escape the subtree rooted at a (dark grey). We need to enter the subtree from elsewhere


Francis, K.G. and Stuckey, P.J., 2014. Explaining circuit propagation. Constraints, 19, pp.1-29.

Introduction





 $P_i := \text{Position of vertex } i \text{ relative to } 0$




Circuit Constraints


Introduction

000


 $P_i := \text{Position of vertex } i \text{ relative to } 0$



Matthew McIlree




 $P_i := \text{Position of vertex } i \text{ relative to } 0$



Circuit Constraints


Introduction


000



Introduction

000






Introduction


000


 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:


$$x_{i=j} \implies P_j = P_i + 1$$










Circuit Constraints







Circuit Constraints







Circuit Constraints





Circuit Constraints





Circuit Constraints




For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

Introduction




 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

$$x_{2=3} \implies P_3 = P_2 + 1$$



Circuit Constraints



 $P_i := \text{Position of vertex } i \text{ relative to } 0$


For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \Longrightarrow P_j = P_i + 1$$

From encoding:

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$



Circuit Constraints

 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$


From encoding:

Introduction

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$

$$x_{4=2} \implies P_2 = P_4 + 1$$



 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:


Introduction

000

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$

$$x_{4=2} \implies P_2 = P_4 + 1$$



 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

Introduction

000


$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$

$$x_{4=2} \implies P_2 = P_4 + 1$$

$$x_{2=3} \wedge x_{3=4} \wedge x_{4=2} \implies P_3 - P_2 + P_4 - P_3 + P_2 - P_4$$

= 1 + 1 + 1



 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

Introduction


000

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$

$$x_{4=2} \implies P_2 = P_4 + 1$$

$$x_{2=3} \land x_{3=4} \land x_{4=2} \implies 0 = 3$$



 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

Introduction


000

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$

$$x_{4=2} \implies P_2 = P_4 + 1$$

$$\overline{x_{2=3}} \vee \overline{x_{3=4}} \vee \overline{x_{4=2}}$$



 $P_i := \text{Position of vertex } i \text{ relative to } 0$

For each $X_i, j \in dom(X_i)$ $j \neq 0$:

$$x_{i=j} \implies P_j = P_i + 1$$

From encoding:

Introduction


000

$$x_{2=3} \implies P_3 = P_2 + 1$$

$$x_{3=4} \implies P_4 = P_3 + 1$$


$$x_{4=2} \implies P_2 = P_4 + 1$$

$$x_{2=3} \wedge x_{3=4} \implies \overline{x_{4=2}}$$




Introduction

000



Circuit Constraints


If AllDiff is enforced:



Circuit Constraints

If AllDiff is enforced:

No subcycles




Circuit Constraints

If AllDiff is enforced:

No subcycles






Circuit Constraints

If AllDiff is enforced:

No subcycles

All vertices part of one cycle




Circuit Constraints

If AllDiff is enforced:

No subcycles

All vertices part of one cycle

 \iff



Circuit Constraints


If AllDiff is enforced:

No subcycles

All vertices part of one cycle

 \iff

Every vertex reachable from every vertex



Circuit Constraints

If AllDiff is enforced:


No subcycles

All vertices part of one cycle

 \iff

Every vertex reachable from every vertex

 \iff



Circuit Constraints

If AllDiff is enforced:

No subcycles


All vertices part of one cycle

 \iff

Every vertex reachable from every vertex

 \iff

One one strongly connected component



Circuit Constraints

If AllDiff is enforced:

No subcycles


All vertices part of one cycle

 \iff

Every vertex reachable from every vertex


 \iff


One one strongly connected component



Circuit Constraints


Introduction






Introduction


000





Circuit Constraints

ReachTooSmall(0)




Introduction

000

ReachTooSmall(0)

$$\{P_0\} = 0$$




Introduction



$$\{P_0\} = 0$$

$$\{P_1, P_5\} = 1$$




ReachTooSmall(0)

$$\{P_0\} = 0$$

$$\{P_1, P_5\} = 1$$

$$\{P_0, P_1, P_5\} = 2$$



Circuit Constraints


ReachTooSmall(0)

$$\{P_0\} = 0$$

$$\{P_1, P_5\} = 1$$

$$\{P_0, P_1, P_5\} = 2$$

$$\{P_0, P_1, P_5\} = 3$$



Circuit Constraints

ReachTooSmall(0)


$$\{P_0\} = 0$$

$$\{P_1, P_5\} = 1$$

$$\{P_0, P_1, P_5\} = 2$$

$$\{P_0, P_1, P_5\} = 3$$

$$\mathcal{G} \implies 0 > 1$$




Circuit Constraints

Introduction

000


ReachTooSmall(0)




Introduction


000

ReachTooSmall(v)



Introduction






00000000000


00000000000




00000000000




00000000000



00000000000




00000000000



00000000000


Further Propagation Rules



Introduction


00000000000

Further Propagation Rules




00000000000

Further Propagation Rules




00000000000


Further Propagation Rules




00000000000




Further Propagation Rules: 'Prune Root'




00000000000






Introduction


Further Propagation Rules: 'Prune Root'




00000000000




00000000000



00000000000





00000000000




00000000000

Further Propagation Rules: 'Prune Root'







00000000000




00000000000




00000000000




00000000000




00000000000





00000000000






Introduction







Further Propagation Rules: 'Prune Skip'




Circuit Constraints



Further Propagation Rules: 'Prune Skip'



Circuit Constraints



Conclusions:

Lots of complex reasoning is easy to capture with VeriPB/

00000000000

Conclusions:

Introduction

- Lots of complex reasoning is easy to capture with VeriPB/
- Proofs under implications / assumptions are quite powerful.

Conclusions:

Introduction

- Lots of complex reasoning is easy to capture with VeriPB/
- Proofs under implications / assumptions are quite powerful.
- Not restricted by the kind of consistency enforced by CP propagators.

Conclusions:

Introduction

- Lots of complex reasoning is easy to capture with VeriPB/
- Proofs under implications / assumptions are quite powerful.
- Not restricted by the kind of consistency enforced by CP propagators.
- Can confirm the power of proof logging as a debugging tool.



Future work:

Introduction

000

Many more propagators to do :-D

Future work:

Introduction

- Many more propagators to do :-D
- Regular -> Cost Regular, MDD

Future work:

Introduction

- Many more propagators to do :-D
- Regular -> Cost Regular, MDD
- Circuit -> Subcircuit, Path

00000000000

Future work:

Introduction

- Many more propagators to do :-D
- Regular -> Cost Regular, MDD
- Circuit -> Subcircuit, Path
- Also, other kinds of consistency: can chat about bounds-consistent multiplication.